|

楼主 |
发表于 2007-7-29 09:19:29
|
显示全部楼层
来自: 中国上海
高手必备,专业主板词汇
ADIMM(advanced Dual In-line Memory Modules,高级双重内嵌式内存模块); |1 n0 I- i3 P; Y4 I P) g
AMR(Audio/Modem Riser;音效/调制解调器主机板附加直立插卡)
( y) I+ \( Y, B6 Q% CAHA(Accelerated Hub Architecture,加速中心架构)4 M7 {2 D9 N+ v( S) K6 j6 N
ASK IR(Amplitude Shift Keyed Infra-Red,长波形可移动输入红外线)
6 t2 o- _4 K9 X( v! mATX: AT Extend(扩展型AT)7 c. t% [0 y/ W/ E
BIOS(Basic Input/Output System,基本输入/输出系统)
+ m/ ^6 a! D- o7 G* U/ nCSE(Configuration Space Enable,可分配空间)
, q9 y8 n* ^: X4 b& a6 |DB: Device Bay,设备插架7 P( h$ T$ z$ T6 E1 M$ N
DMI(Desktop Management Interface,桌面管理接口). B& r' L# n* A$ _
EB(Expansion Bus,扩展总线)
2 ]6 L7 ~; ?0 ^# TEISA(Enhanced Industry Standard Architecture,增强形工业标准架构)4 f. l9 q1 E2 w( a; j
EMI(Electromagnetic Interference,电磁干扰)# N2 Y/ M% Y A1 y
ESCD(Extended System Configuration Data,可扩展系统配置数据)2 ~6 P3 }: W, K& o
FBC(Frame Buffer Cache,帧缓冲缓存), J6 d: ?) o) j* W( b8 S
FireWire(火线,即IEEE1394标准)
/ Y+ j& D4 b) M8 S& LFSB: Front Side Bus,前置总线,即外部总线
, Z: H6 _: a H+ O! q. DFWH( Firmware Hub,固件中心)& y- a+ I4 ~+ U& n6 ~
GMCH(Graphics & Memory Controller Hub,图形和内存控制中心)
. ` I9 I( B$ A1 N8 z" \) RGPIs(General Purpose Inputs,普通操作输入)
* ?' S+ M5 P' Y# M/ k: [ICH(Input/Output Controller Hub,输入/输出控制中心)
7 G4 i& |/ @4 S$ kIR(infrared ray,红外线)( W' g h! ]8 B) O
IrDA(infrared ray,红外线通信接口可进行局域网存取和文件共享). i. l! b% n+ P& { v
ISA: Industry Standard Architecture,工业标准架构
* G% v" N) U7 @$ h0 N( S3 S5 D/ qISA(instruction set architecture,工业设置架构) n4 ^, E' R! W1 |9 h3 E% |7 Q
MDC(Mobile Daughter Card,移动式子卡)+ U. ^, _( p9 K
MRH-R(Memory Repeater Hub,内存数据处理中心)
) { ]) c4 Z B6 h& h7 [MRH-S(SDRAM Repeater Hub,SDRAM数据处理中心)% ^& U, r8 s4 a( J
MTH(Memory Transfer Hub,内存转换中心)
9 `" N' {. R$ yNGIO(Next Generation Input/Output,新一代输入/输出标准)) Q* ~5 X j) E+ f. }- N
P64H(64-bit PCI Controller Hub,64位PCI控制中心)
9 ]0 l$ o9 {# ]) U, lPCB(printed circuit board,印刷电路板)% s7 s8 b: p& i. D% M( l2 V
PCBA(Printed Circuit Board Assembly,印刷电路板装配)) X8 G: B$ a9 Z+ V8 o. D
PCI: Peripheral Component Interconnect,互连外围设备6 q' C( S9 L j
PCI SIG(Peripheral Component Interconnect Special Interest Group,互连外围设备专业组), [. g3 j* K2 Y3 K7 `( K" `) [
POST(Power On Self Test,加电自测试)4 H) [4 \5 y* G0 y
RNG(Random number Generator,随机数字发生器)
# H8 p' _+ H* B1 zRTC: Real Time Clock(实时时钟)
/ w( Z$ E, p4 dKBC(KeyBroad Control,键盘控制器). X5 a4 @$ V' z4 `; e! K( l9 N
SAP(Sideband Address Port,边带寻址端口)! L7 l, n4 ?2 y& @/ P* U8 q
SBA(Side Band Addressing,边带寻址)2 a- h0 Q x% G: _1 S8 p5 I
SMA: Share Memory Architecture,共享内存结构
! e: n: X$ Z5 c2 cSTD(Suspend To Disk,磁盘唤醒)
6 t9 V, Z$ A: a- z: x. Y$ W. e. iSTR(Suspend To RAM,内存唤醒) ! Y; h' o" z1 h& T, U0 o! o% m! H; d
SVR: Switching Voltage Regulator(交换式电压调节); V. {- j' z5 V- D7 w6 o
USB(Universal Serial Bus,通用串行总线)
$ E7 T( @& `( p* F+ S" SUSDM(Unified System Diagnostic Manager,统一系统监测管理器)
3 h% z% w+ m B8 e; I7 c- k. jVID(Voltage Identification Definition,电压识别认证)5 t( A, w) m8 }: h* r+ I+ k
VRM (Voltage Regulator Module,电压调整模块)5 ]( ^" `" S" i3 p. T
ZIF: Zero Insertion Force, 零插力4 }) }1 {- Z1 H1 M! H2 H
主板技术+ D$ P5 s1 E( O' Y- |5 ~
Gigabyte* ^5 s. w# S2 e
ACOPS: Automatic CPU OverHeat Prevention System(CPU过热****系统)
9 o9 I O3 C+ ]7 v; pSIV: System Information Viewer(系统信息观察)* T ~; ^1 S, }: [
磐英
+ F( C+ j2 n% |: j! M. X- H* lESDJ(Easy Setting Dual Jumper,简化CPU双重跳线法)- n0 C9 r( L, K% F
浩鑫
% _) `' h' @4 j" I- C5 }& s/ F% c: yUPT(USB、PANEL、LINK、TV-OUT四重接口)/ t/ T' s7 y1 R1 D8 a% }7 ^
芯片组: K l/ G# n% R/ |0 E% H
ACPI(Advanced Configuration and Power Interface,先进设置和电源管理)
* x$ t; j5 Q: O: l; G/ ~" RAGP(Accelerated Graphics Port,图形加速接口)
( F( B+ U/ N2 {. i _5 n4 V. kI/O(Input/Output,输入/输出)6 g3 j4 f) y8 T4 C$ C" f! J+ q! v. ?
MIOC: Memory and I/O Bridge Controller,内存和I/O桥控制器
0 y3 j% n) X* O' Q' ~5 D1 ?NBC: North Bridge Chip(北桥芯片)
4 g! m: D% @9 g5 B. wPIIX: PCI ISA/IDE Accelerator(加速器)
/ L% ?5 n+ l5 l/ C \* `% {' qPSE36: Page Size Extension 36-bit,36位页面尺寸扩展模式7 g* P! u/ h) E2 G2 v
PXB: PCI Expander Bridge,PCI增强桥6 v/ x3 Z- t6 x% Q' @% p" c
RCG: RAS/CAS Generator,RAS/CAS发生器0 N7 [/ a4 T$ v
SBC: South Bridge Chip(南桥芯片)7 s% U$ s$ j! J
SMB: System Management Bus(全系统管理总线): _" e. R i7 b+ N& L4 r J; p4 `
SPD(Serial Presence Detect,内存内部序号检测装置)% s# I2 q1 q3 O6 Y5 ]
SSB: Super South Bridge,超级南桥芯片+ {3 V% H( y+ }, r, g
TDP: Triton Data Path(数据路径)" R4 C3 H, h A' ? {# @8 w, Z' \
TSC: Triton System Controller(系统控制器)
1 W) U) g+ E: n: ?6 nQPA: Quad Port Acceleration(四接口加速) |
|